Normal view MARC view ISBD view

Design and Implementation of a frequency locked loop based on observer for grid synchronization

Sai Bhargav Kumar A. V. S. EDM12B007

Design and Implementation of a frequency locked loop based on observer for grid synchronization - IIITDM Kancheepuram Department of Electronics Engineering - Design and Manufacturing 2016 - 28 p

B.Tech Theses

Subjects--Index Terms: grid

Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)