Normal view MARC view ISBD view

A high performance inter prediction hardware design foe HEVC

Deepak Ranjan Padhi EDS14M002

A high performance inter prediction hardware design foe HEVC - IIITDM Kancheepuram Department of Communication System 2016 - 24 p

M. Tech Theses

Subjects--Index Terms: HEVC

Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)