Amazon cover image
Image from Amazon.com

Digital design with an introduction to the verilog HDL, VHDL and system verilog

By: Publication details: India PearsonDescription: 765pISBN:
  • 9789353062019
DDC classification:
  • 621.3.049.77 MAN
Tags from this library: No tags from this library for this title. Log in to add tags.
Holdings
Item type Current library Call number Status Notes Date due Barcode Item holds
Books Books IIITDM Kancheepuram Library 621.3.049.77 MAN (Browse shelf(Opens below)) Checked out to KAREDLA VENKATA SATYA PRAKASH (EC23I2013) ECE 03/05/2024 0005819
Books Books IIITDM Kancheepuram Library General Stacks 621.3.049.77 MAN (Browse shelf(Opens below)) Checked out to KANTHETI BHUVANESWARI (EC23B1022) ECE 23/04/2024 0005820
Total holds: 0

There are no comments on this title.

to post a comment.

OPAC Designed and Maintained by IIITDM Library Team.
Copyright © IIITDM Kancheepuram Library

.