Item type | Current library | Call number | Status | Notes | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|---|
Books | IIITDM Kancheepuram Library General Stacks | 004.436.2 ROT (Browse shelf(Opens below)) | Available | CSE | 0006054 | ||
Books | IIITDM Kancheepuram Library General Stacks | 004.436.2 ROT (Browse shelf(Opens below)) | Checked out to MEKA NAGA VENKATA SAI (CS23I1016) | CSE | 04/10/2024 | 0006055 |
Total holds: 0
Browsing IIITDM Kancheepuram Library shelves, Shelving location: General Stacks Close shelf browser (Hides shelf browser)
No cover image available | No cover image available | No cover image available | No cover image available | |||||
004.436.2 PER VHDL | 004.436.2 REE Introduction to logic synthesis using verilog HDL | 004.436.2 ROT Principles of digital systems design using VHDL | 004.436.2 ROT Digital system design using VHDL | 004.436.2 ROT Digital system design using VHDL | 004.436.2 VAH VHDL for Digital Design | 004.436.6 SHE Microsoft ASP.NET 3.5 Step by Step |
There are no comments on this title.