Introduction to logic synthesis using verilog HDL

By:

Contributor(s):

Publication details: Morgan & Claypool Publishers 2006Description: vii, 75 pISBN:

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Holdings
Item type	Current library	Call number	Status	Date due	Barcode	Item holds
Books	IIITDM Kancheepuram Library General Stacks	004.436.2 REE (Browse shelf(Opens below))	Available		0003483

Total holds: 0

There are no comments on this title.

to post a comment.