Enabling in memory computing with energy efficient memory architecture for AI hardware accelerators (Record no. 5420)

MARC details
082 ## - UNIVERSAL DECIMAL CLASSIFICATION NUMBER
Classification number 621.3 KAV
245 ## - TITLE STATEMENT
Title Enabling in memory computing with energy efficient memory architecture for AI hardware accelerators
260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT)
Place of publication, distribution, etc Chennai
Name of the department ECE
Year of awarded 2025
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type Theses and Dissertations
100 ## - MAIN ENTRY--PERSONAL NAME
Personal name Kavitha S
502 ## - Theses and Dissertation note
Theses and Dissertation note AI hardware accelerators
520 ## - Abstract
Summary, etc This system level innovation is vital for supporting the high data rates required by modern artificial intelligence hardware accelerators ensuring communication between various components of a computer system.
653 ## - Keywords
terms Static random access memory; in memory computing; arithmetic and logic operations; DNA sequence alignment; cryptography; high speed memory interconnects
700 ## - ADDED ENTRY--PERSONAL NAME
Personal name Kavitha S
Research Supervisor Dr. bhupendra S reniwal and Prof. binsu j kailath
Holdings
Withdrawn status Lost status Source of classification or shelving scheme Damaged status Not for loan Collection code Home library Current library Shelving location Date acquired Total Checkouts Full call number Barcode Date last seen Price effective from Koha item type
    Universal Decimal Classification     Theses and Dissertation IIITDM Kancheepuram Library IIITDM Kancheepuram Library Theses and Dissertation 30/06/2025   621.3 KAV TD00605 30/06/2025 30/06/2025 Theses and Dissertations

OPAC Designed and Maintained by IIITDM Library Team.
Copyright © IIITDM Kancheepuram Library

.