Normal view MARC view ISBD view

Enabling in memory computing with energy efficient memory architecture for AI hardware accelerators

By:

Kavitha S

Contributor(s):

Kavitha S [Dr. bhupendra S reniwal and Prof. binsu j kailath]

Publication details: Chennai ECE 2025Subject(s):

Static random access memory; in memory computing; arithmetic and logic operations; DNA sequence alignment; cryptography; high speed memory interconnects

DDC classification:

621.3 KAV

Dissertation note: AI hardware accelerators Summary: This system level innovation is vital for supporting the high data rates required by modern artificial intelligence hardware accelerators ensuring communication between various components of a computer system.

Tags from this library: No tags from this library for this title. Log in to add tags.

Holdings
Item type	Current library	Collection	Call number	Status	Barcode
Theses and Dissertations	IIITDM Kancheepuram Library Theses and Dissertation	Theses and Dissertation	621.3 KAV (Browse shelf(Opens below))	Available	TD00605

Total holds: 0

AI hardware accelerators

This system level innovation is vital for supporting the high data rates required by modern artificial intelligence hardware accelerators ensuring communication between various components of a computer system.

There are no comments on this title.

to post a comment.

Place hold
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)